Abstract-The output voltage regulation problem of a PWM-based dc-dc buck converter under various sources of uncertainties and disturbances is investigated in this paper via an optimized active disturbance rejection control (ADRC) approach. Aiming to practical implementation, a new reducedorder generalized proportional integral (GPI) observer is first designed to estimate the lumped (possibly time-varying) disturbances within the dc-dc circuit. By integrating the disturbance estimation information raised by the reduced-order GPI observer into the output prediction, an optimized ADRC method is developed to achieve optimized tracking performance even in the presence of disturbances and uncertainties. It is shown that the proposed controller will guarantee the rigorous stability of the closed-loop system, for any bounded uncertainties of the circuit, by appropriately choosing the observer gains and the bandwidth factor. Experimental results illustrate that the proposed control solution is characterized by improved robustness performance against various disturbances and uncertainties compared with traditional ADRC and integral model predictive control (MPC) approaches.
I. INTRODUCTION

R
APID developments in smart grid and renewable energy favoured extensive utilization of DC-DC buck converters in various types of dc voltage regulation, e.g. in high voltage dc (HVDC) transmission, in adapters of electric devices, in dc motor drives, in the automotive industry etc. [11] - [13] . Being one of the most crucial components in power conversion, the precision of output voltage regulation in DC-DC buck converters is of particular importance to enable satisfactory performance of connected loads or devices [1] - [3] . However, accurate control of a DC-DC buck power converter is a rather challenging design exercise due to the following two major reasons: (i) it is intrinsically a hybrid system given the frequently switching mode of the circuit, (ii) the voltage regulation is subject to undesirable effects of the various disturbances and other system uncertainties, e.g. load resistance change, input voltage variation, circuit parameter perturbation etc. [1] , [14] . For example, the line voltage of HVDC transmission system is dependent of collected distributed generators and loads, which causes input voltage variation of grid connected DC-DC buck converters. Another example is the connected loads to adapters of electric devices that sometimes have different resistances [15] , which is an important uncertainty factor for output voltage regulation. In addition, the magnetic characteristics of an inductor are usually nonlinear and uncertain especially under cases of large-magnetic flux density in the ferromagnetic core of the converter circuit. The electro-magnetic interference produced by the switching actions of semiconductor such as switch transistors, diode, variable frequency transformer also causes external disturbances for the converter control. The various uncertainty factors inevitably degrade the quality and efficiency of power conversion, and consequently impose great challenges on higher-performance output voltage regulation of DC-DC buck converters.
Controlling such devices, Proportional-plus-Integral (PI) controllers have been traditionally utilized due to their simplicity in implementation but with limited control precision especially in the presence of large disturbances/ uncertainties [15] . Advances in computational power availability of new generation of hardware devices enable practical implementation of modern advanced control approaches, i.e. sliding-mode control [5] , [7] , [9] , [10] , [14] , geometric approach [8] , robust control [4] , [16] , adaptive control [6] , disturbance rejection control [15] , [17] , and receding optimization control [3] , [18] - [20] , to enhance the control performance of DC-DC buck converters. Among them, receding optimization control (ROC) has attracted considerable attention in the field of power converter control, attributed to the many advantages of its control algorithmic capacity guaranteeing optimized fast dynamic tracking responses to reference mutation, uncertain nonlinearities and undesirable disturbances [19] . Still within ROC, steady-state errors (SSE) raised by disturbances/uncertainties are addressed by employing integral action in the controller design [18] . Hence, SSE removal is realized at the price of sacrificing other control performance of the closed-loop system, due to the integral term interacting with other performance aspects such as transient behaviour, tracking, robust stability and performance [30] , [31] .
Therefore, it is of great importance to develop a controller that achieves optimized control performance of DC-DC power converters even in the presence of disturbances and uncertainties. A promising way to address this is by introducing an observation of disturbance into the controller design [32] . Disturbance rejection control (DRC) offers a potentially advantageous technique to obtain outstanding disturbance rejection and robustness performances in DC-DC power converters. Active DRC (ADRC) is one of the most popular DRC approaches due to its intuitive concepts and simplicity for implementation, while requiring the least amount of plant information (i.e. only the system order should be known [21] - [23] ). To date, ADRC has been extensively applied to practical systems such as AC servo motors [24] , MEMS gyroscopes [25] , fast tool servosystems [26] , robotics [27] , antenna systems [28] and gasoline engines [29] .
In this paper, an optimized ADRC approach is proposed for the output voltage regulation of DC-DC buck converters without adopting integral control action. Rather than utilizing traditional GPIO [24] , [33] , a new reduced-order GPIO is firstly constructed to estimate the state and also the time varying uncertainties and disturbances simultaneously. Both the state and disturbance estimations are then introduced for output voltage prediction via Taylor series expansion. An optimized ADRC law is finally derived by solving a receding optimization problem. The utilization of a reduced-order GPIO in the optimized ADRC design provides a current sensorless mode to address the disturbance/uncertainty attenuation problem of the DC-DC buck converter, while exhibits the following noteworthy characteristics: 1) In the best knowledge of the authors, this is the first time a rigorous stability analysis of the interconnected closedloop of the DC-DC buck converter is presented, which ensures asymptotic stability and robust performance even in the case of both system state-dependent and control input-dependent uncertainties. 2) A novel reduced-order GPIO that is one order lower than existing GPIOs is proposed. This admits the ability to higher-order disturbance estimation, while -similar to traditional ADRC -requires limited information of model and parameters (namely only the nominal values of input voltage, filter inductance and filter capacitor utilized). 3) An optimized ADRC approach is proposed by integrating the estimates by reduced-order GPIO into output voltage prediction. The optimized tracking performance and robustness against disturbance and uncertainties performed separately by assigning optimized feedback control parameters and observer gains, respectively, which addresses the coupling between system performance and controller parameters. The newly proposed optimized ADRC is implemented on an NI LabVIEW-based real-time control test setup for validation purposes. The experimental results illustrate that the proposed control approach exhibits superior robustness performance against various disturbances and uncertainties compared to traditional ADRC and integral MPC approaches.
II. PRELIMINARIES
A. Dynamic Models of DC-DC Converters
A generic PWM-based DC-DC buck converter comprising a dc input voltage source V in , a PWM gate drive controlled switch V T , a diode V D, a filter inductor, a filter capacitor and a load resistor is shown in Fig. 1 . The dynamic model is given as
where i L is the average input current, v o is the average output capacitor voltage, R is the load resistance of the circuit, V in is an input voltage, L is a filter inductance, C is a filter capacitor, and the duty ratio μ(t) ∈ [0, 1] represents the control signal. The model in (1) can be also re-arranged as follows
Moreover, the reference output voltage is defined as v r (t) = V r , and the output voltage tracking error is defined as
The objective of work presented in this paper is to design an optimized ADRC algorithm such that e(t) → 0 as t → ∞ in the presence of various uncertainties such as load resistance changes, input voltage variations, circuits parametric uncertainties and other external disturbances.
B. Benchmark ADRCs
The nominal values of V in , L and C are denoted as V in0 , L 0 and C 0 , respectively. The DC-DC buck converter dynamics (2) are hence re-arranged as follows
where 
In the context of traditional ADRCs, an Extended State Observer (ESO) for the above converter system is designed
where ι i (i = 1, 2, 3) are observer gains,v o ,v o andf are estimations of v o ,v o and f , respectively. Similarly, a traditional full-order GPIO for the converter system is designed as [24] ⎧
where
The traditional ADRC laws based on the above two observers are generally designed as follows [21] , [24] 
where k 1 and k 2 are feedback control gains to be designed.
III. OPTIMIZED ADRC
A. Controller Design 1) Construction of the Reduced-Order GPIO:
To enhance estimation precision and also enable easier practical implementation, a new reduced-order GPIO rather than ESO in traditional ADRC is constructed for the DC-DC buck converter as follows
where β i (i = 1, 2, 3) are observer gains, z i (i = 2, 3, 4) are state variables of observer,v o ,f andf are estimations ofv o , f andḟ , respectively.
Remark 1: It can be seen from (5) and (7) that the signalṡ v o , f andḟ can be estimated by both traditio GPIO and the presented reduced-order GPIO. However, the signalḟ can not be estimated by the ESO in (4). Clearly, GPIOs (5) and (7) do estimate the derivative of lumped disturbances, while the ESO (4) does not. On the other hand, the order of reduced-order GPIO (7) is three, which is one order lower than the traditional GPIO (5). Such a reduced-order feature shall facilitate the practical implementation to some extent.
Remark 2: It is noted that there are many other types of disturbance estimators [46] , such as high-gain ESO [39] , [40] , sliding mode disturbance observer [41] , [42] , disturbance observer [38] , unknown input observer [43] , uncertainty and disturbance estimator [44] , and equivalent input disturbancebased estimator [45] . A major difference between GPIO and other types of disturbance estimators is that GPIO can estimate both the perturbations and the derivatives of the perturbations. The reason for utilizing GPIO here is that the estimate of the derivative of perturbations can be used to improve the prediction accuracy within the predictive control algorithm.
The observer estimation errors are defined as ε 2 =v o −v o , ε 3 =f − f and ε 4 =f −ḟ . Combining the DC-DC converter dynamics (3) with the observer dynamics (7) we have ⎧ ⎪ ⎨ ⎪ ⎩ε
2) Design of Optimized ADRC: Since most optimal control approaches do not directly impose disturbance/uncertain information into the optimization problem, we utilize an output predictive approach for the development of the optimized ADRC approach. The design of the proposed approach is performed by the following three steps:
Step 1-Define of Cost Function: The cost function to be optimized for the DC-DC buck converter is defined as follows
where T P is the predictive period,v o (t + τ ) is the predicted output voltage,v r (t + τ ) is the desired future reference output voltage,μ(t + τ ) is the future duty ratio to be determined, μ r (t + τ ) is the corresponding future duty ratio to achieve desiredv r (t + τ ), and ρ is a positive real number weighting on the control input, respectively.
Step 2-Output Voltage Prediction: Noting that the input relative degree of the DC-DC buck converter is two, the future output voltage v o (t +τ ) is predicted by Taylor series expansion
where r is the control order (see [34] for detailed definition). It should be noticed that the output prediction approach in (10) is different from many existing continuous prediction approaches such as [35] - [37] in the sense that the control order r is restricted to be one therein, while could be larger than 1 for the predictive approach in this paper. This additional design of freedom increases the accuracy of prediction and the stability for higher-order nonlinear systems [34] . Define the control sequence (also known as decision variables) bŷ
To facilitate the implementation, we set r = 1 for the DC-DC buck converter here.Therefore, the estimations of higher-order derivatives of the output voltage under consideration of the disturbances are calculated by
Based on the estimations ofv o in (7), v o in (11) 
Step 3-Receding Optimization: The reference signal and the control input can be written aŝ
andμ
andμ r (t) are defined aŝ
By virtue of (13)- (16), the performance index (9) is expressed as follows
wherē
MatrixT is partitioned in the following sub-matrices (19) where the sub-matrices are all with dimension of 2×2. Taking partial derivative of J with respect toμ gives
Letting ∂ J/∂μ = 0, the optimized control lawμ * is obtained from (20) given beloŵ Taking the first row of the optimized control law (21), the control law to be applied to the plant is given bŷ
Since the reference voltage V r is a constant, the resultant optimized ADRC law is given by
wherev o andf are generated by the reduced-order GPIO (7), and
is the first row of matrix
21 . The following lemma plays a key role in stability analysis of the presented control approach.
Lemma 1: The presented control law (23) with assigned control order r = 1 ensures that the characteristic function
Proof: With the definition given in (23), the control gains k 1 and k 2 are calculated as
Since both the weighting factor ρ and the prediction period T p are positive constants, the characteristic function P(s) = s 2 + k 2 s + k 1 is always Hurwitz stable. This completes the proof. Note that the proposed control approach needs few numerous computations for practical implementation. Indeed, the presented controller consisting of (23) and (7) is rather concise and straightforward for implementation in the sense that the control law (23) acting as a common linear feedback control law, while (7) serving as a third order linear observer. The control structure and the implementation block diagram of the proposed optimized ADRC method for DC-DC buck converter are shown in Figs. 2 and 3 , respectively. 
B. Stability Analysis
Combining the DC-DC buck converter dynamics (3), the observer dynamics (7), and the control law (23), the closed-loop system dynamics are governed by the following expressionë
where ε 2 and ε 3 given by (8) are state and disturbance estimation errors of the reduced-order GPIO (7), respectively. Remark 3: Similar to most of the existing disturbance estimator-based control approaches, see [23] , [30] , stability of the closed-loop system (8) and (25) could be easily established if the lumped disturbances f satisfy the condition off = 0. However, the lumped disturbance is an uncertain function in terms of the states of the system, and rigorous stability of the closed-loop system is a rather complicated task.
In this section, we attempt to establish rigorous stability of the closed-loop system with general lumped disturbance f . The result is summarized in the following theorem.
Theorem 1: Consider the closed-loop system consisting of the DC-DC buck converter system (1), and the proposed optimized ADRC law (23) with the reduced-order GPIO (7). The observer gains are designed as β i = ω iβ i for i = 1, 2, 3 where ω > 0 is an observer bandwidth factor to be assigned, andβ i is selected such that the following inequalities hold for
The rigorous stability of the closed-loop system can be guaranteed by choosing sufficiently large observer bandwidth factor ω.
Proof:
First, combining the plant dynamics (3), the observer estimation error (8) and the control law (23) with f , the dynamics off is governed bÿ
Define η 2 = ω 2 ε 2 , η 3 = ωε 3 and η 4 = ε 4 . Collecting the tracking error dynamics (25) and the observer error dynamics (8), the closed-loop system is given beloẇ
, and
With a choice of observer parametersβ i satisfying the inequalities (26) , it can be shown that matrix A η is Hurwitz stable, indicating that there exists a symmetric positive definite matrix P η such that
It follows from Lemma 1 that the predictive control law (23) ensures that A ξ is Hurwitz stable. Consequently, we also have that
where P ξ is also a symmetric positive definite matrix. Define a composite candidate Lyapunov function as follows
Taking derivative of V (ξ, η) in (31) along the closed-loop system dynamics (28) giveṡ
where ω * is a sufficiently large positive constant regardless of ω, determined by
Hence, for any ω > ω * , the following holdṡ
where γ v > 0 is determined by
with λ min (•) and λ max (•) representing the minimum and maximum eigenvalues of matrix •. This completes the proof.
Remark 4:
In most of existing ADRCs, the extended state observer is used to estimate the lumped disturbances including uncertainties. However, it is not clear how large amount of uncertainties can be handled by a designed ADRC law. In this paper, we propose a new approach ensuring qualitative robustness performance of the presented reduced-order GPIO-based control approach. As indicated in Theorem 1 in the paper, the qualitative relationship between controller parameters and circuit parameters ensuring stability is established.
Remark 5: The structure of the optimized ADRC law (23) is quite similar with the traditional ADRC law (6) with the gains k 1 and k 2 determined by the optimized design, which also indicates that the presented control law has a similar efficiency on controller operation in comparison with the traditional ADRC method. As clearly shown by (24) the optimized control gains k 1 and k 2 are functions of the predictive period T P and control input weighting factor ρ. The purpose of the optimized design is that the parameters T P and ρ in the performance index (9) is directly related to the tracking performance of closed-loop system. For example, the parameter T P determines the transient performance (fast or slow), and the parameter ρ can be tuned to penalize the excessive control energy.
Remark 6: Theorem 1 reveals that it is necessary to assign a larger bandwidth factor ω to gain more emphasized robustness/disturbance rejection performances. However, the measurement noises will be amplified by the observer if ω is too large. Consequently, from a practical application perspective, the bandwidth factor ω of the observer should be appropriately selected to trade off between robustness/disturbance rejection performance and measurement noise attenuation. In addition, the existing noise attenuation approaches such as Kalman Filter could be combined with the presented approach to simultaneously enhance disturbance rejection and noise attenuation performances.
IV. EXPERIMENTAL IMPLEMENTATION AND PERFORMANCE VALIDATION
The experimental test setup configuration and prototype are depicted in Fig. 4, comprising of the DC-DC buck converter are listed in Table I . The wordlength of the voltage AD converter is 16 Bits in the experimental test setup. The control algorithm is discretized using the basic forward difference approach. The controller updating period is 0.1 ms, and the sampling frequency for the experiment is f s = 10 kHz. The converter is controlled by a basic PWM gate drive; that is, the PWM driven signal is generated by comparing the duty ratio signal with a triangle wave signal. The fixed PWM switching frequency is f pwm = 10 kHz.
To evaluate the performance improvement of the proposed optimized ADRC method and enable fair comparison with conventional approaches, instead of assessing the power circuit specifications that extensively used for circuit topology and parameters design and analysis, two benchmark control approaches including traditional ADRC [21] and integral MPC [47] approaches are implemented accordingly. A tradeoff among various performances including satisfactory tracking (offset free, small overshoot, fast transient behaviour, etc.), disturbance rejection and robustness against parametric uncertainties must be taken into account when tuning the controller parameters in the paper. Consequently, fast transient performance is one of the most important control specifications but not the unique one for controller design and tuning. The fast transient behaviour can be easily achieved by assigning larger control gains for all the three controllers, however, this will inevitably degrade other control specifications such as larger overshoot, undesirable disturbance rejection and robustness performances. Since this paper is mainly concerned with disturbance rejection and robustness performance against uncertainties, our parameter tuning criterion is to assign adequate controller parameters ensuring similar satisfactory tracking performance for all the three control approaches. We then discuss and compare the disturbance rejection and robustness performance of the three control approaches. It is shown in later Figs. 5 and 6 that all the three controllers have quite similar tracking control performance. The control inputs (duty ratios) during the tracking task are quite similar as well. To this end, the controller parameters of the optimized ADRC law (23) are
The control parameters of the traditional ADRC law (with a reduced-order ESO) are
The integral MPC controller parameters are
Then, the robustness performance of the proposed optimized ADRC method is tested for the DC-DC buck converters in the cases of various sources of disturbances and uncertainties.
A. Robustness Performance Test 1) Case I-Robustness Against Sudden Load Resistance Changes:
Here the load resistance is assumed to have sudden decrease and increase during the operating process. The load resistance settings are the following The experimental response curves of the output voltage and the duty ratio under the proposed optimized ADRC, traditional ADRC and integral MPC approaches are shown in Fig. 5 .
2) Case II-Robustness Against Input Voltage Variations:
Here the robustness against input voltage variations of the proposed method is tested. The input voltage is take to vary as follows
The experimental response curves of the output voltage and the duty ratio under the proposed controller, traditional ADRC and integral MPC control approaches are hence shown in Fig. 6 .
3) Case III-Robustness Against Time-Varying Disturbances: Here we further investigate robustness against time-varying disturbances of the proposed optimized ADRC approach. A generic sawtooth waveform of timevarying disturbance is taken to acting on the input voltage of the converter system. The frequency and amplitude of the disturbances are 10 Hz and 10V, respectively. Response curves of the output voltage and duty ratio in the presence of such a time-varying disturbance via the three control approaches are shown in Fig. 7 .
It can be observed from the above three cases of experimental validation that although both the traditional ADRC and integral MPC approaches could remove the offset caused by load resistance change and input voltage variations, fail to remove the offset caused by time-varying disturbances (it should be noted that integral MPC is superior than TADRC). As shown by Figs. 5-7, the proposed optimized ADRC (based on the usefulness of the ADRC method) further improves transient and static performance in the presence of various disturbances and uncertainties including load resistance changes, output voltage variations and time-varying disturbances compared to the other approaches. It is also observed from Figs. 5 and 6 that the maximum output voltage drop/raise (MOVD/MOVR) of the proposed optimized ADRC approach is lesser than those provided by the traditional ADRC and integral MPC methods. Similarly, the recovery time after sudden load changes and input voltage variations of the optimized ADRC method is much shorter than those of the other two approaches. For completeness the performance indices (MOVD, MOVR, maximum recovery time (MRT) and integral of absolute error (IAE)), comparison among the three control approaches is shown in Table II .
B. Adaptive Capacity Verification
Here the adaptive capacity of the proposed optimized ADRC with respect to various load resistance change and input voltage variations is investigated. The response curves of the output voltage under the three controllers in the presence of different load resistance changes and input voltage variations are shown by Fig. 8 and Fig. 9, respectively. The results shown in the aforementioned figures illustrate that the output voltage responses of the proposed optimized ADRC approach (which inherits good properties of traditional ADRC) under the given variations offers an almost flat response in all cases. This illustrates the efficacy of the adaptive capacity of the proposed control solution. V. CONCLUSION The work in this paper has addressed the current sensorless optimized ADRC design problem for a generic DC-DC buck converter subject to multiple sources of disturbances including load resistance mutation, input voltage variation, etc. To facilitate practical implementation, a novel reduced-order GPIO has been proposed for the involved lumped time-varying disturbance estimation. Moreover, disturbance estimations have been incorporated into the output voltage prediction process largely improving the output prediction accuracy. Different from most of existing disturbance estimator-based control approaches, including traditional ADRC, a rigorous analysis on robustness stability has been provided for the proposed optimized ADRC method. The experimental results on the power converter have shown that overall the proposed optimized method outperforms both traditional ADRC and integral MPC approaches in the presence of various disturbances and uncertainties.
